ABSTRACT This paper proposes a novel method for the design of a pattern recognition system based on an integrated approach of local binary patterns (LBP) and content-addressable memory (CAM), which utilizes the logical resources on a field-programmable gate array (FPGA) device. The proposed system uses LBP frequencies instead of pixel data in order to perform exact pattern matching. A logic-based CAM is used to achieve high searching speed. The proposed system is implemented on Xilinx Virtex−7 FPGA and has the ability to recognize patterns regardless of their size and type. The implementation results show that the worst-case lookup time of the proposed system for one complete recognized pattern is merely 1.05 µs, which is 37.12% lower compared with the state-of-the-art pattern recognition system. INDEX TERMS Binary CAM, fast pattern recognition, field-programmable gate array (FPGA), local binary patterns, performance improvement, RAM-based CAM.
I. INTRODUCTION
Local binary patterns (LBPs) are visual descriptors that can be used to perform pattern recognition very efficiently [1] - [3] . Developed pattern recognition systems that make use of LBP histograms are deployed using randomaccess memories (RAMs) [2] , [4] . Other approaches are purely software based [5] , [6] . The bitwise comparisons in a RAM-based system and a software-based system are accomplished serially and therefore, matching even a single pattern can take significant amount of time [7] . This results in reducing the speed of pattern recognition system, which is based on LBP using RAMs and software based techniques [2] , [5] .
However, the matching speed of these pattern recognition systems can be improved by deploying them over contentaddressable memory (CAM). CAM is a special type of computer memory that gives us data when we provide it with an input address [8] , as shown in Fig. 1 . CAM performs all search operation in one clock cycle unlike RAM, which uses one clock cycle for each search operation. This enables CAM to perform matching in very less time. CAM has basically two types [9] −binary CAM (BiCAM) and ternary CAM (TCAM). BiCAM stores only binary bits (0 and 1) [10] , whereas TCAM stores three states including binary 1, 0, and a don't care state (x). BiCAM performs exact pattern matching while TCAM performs partial pattern matching. CAMs are classified as conventional hard CAM and fieldprogrammable gate array (FPGA)-based CAM based on the implementation technology.
A conventional CAM is an expensive computer memory. A cheaper alternative to the conventional CAM is an FPGA-based CAM. An FPGA device does not contain an on-board CAM. We utilize the logical resources of an FPGA device and imitate the functionality of a CAM.
FPGA-based CAM is a dynamic field of research. A number of different techniques are used to implement the functionality of a CAM over an FPGA device. Some of these techniques contain RAM-based CAM [11] , [12] , lookup tables (LUTs)-based CAM [13] , and logical CAMs [14] , [15] .
A RAM-based CAM uses an FPGA block RAM to imitate a CAM. LUTs-based CAM uses LUTs to imitate a CAM and logic-based CAM uses FPGA logical resources (LUTS and slice registers) to implement the functionality of a CAM.
CAM is capable of high speed search operations but its high speed comes at high cost per bit with low bit density [8] . An FPGA based CAM has several advantages over a conventional CAM .i.e., low cost and high reliability [16] . Since an FPGA device is reconfigurable, this makes an FPGA based CAM more flexible. After careful evaluation of different types of CAM, we chose an FPGA based BiCAM for our system.
The proposed system aims at improving the pattern recognition speed. First, we take advantage of the parallel search capability of CAM. Secondly, we use local binary patterns (LBP) to perform the task of exact pattern matching. By replacing RAM with a CAM, the speed of the recognition process is improved; hence, reducing the processing time. Furthermore, a BiCAM can perform exact pattern matching due to its bit-by-bit matching capability [10] . Such characteristics of BiCAM make it an extremely good choice of memory for a pattern recognition system. The exact pattern matching capability of CAM, when combined with an LBP visual classifier, proposes a potentially brilliant pattern recognition system that can be used in a gamut of real-life applications ranging from biometric recognition to DNA sequence matching to motion detection [17] , [18] .
Major contributions of the proposed work are recorded below:
• To the best of our knowledge, this is the first ever pattern recognition system that uses an integrated approach of CAM and LBP. Since our proposed system uses CAM instead of RAM, faster recognition speeds are achieved compared to the systems that use RAM.
• The proposed pattern recognition system works equally well for all image types and sizes; a specialty it has got from LBP; hence, making it a general-purpose architecture.
• Moreover, the proposed system uses a CAM of a depth of only 256 for one pattern. Hence, a very small size of computer memory is required to implement the proposed system. An integrated approach of LBP and CAM results in an extremely fast recognition system with respect to the systems that use RAM-or software-based approaches. In addition, our proposed system is cost-effective and flexible. A comparison with systems using alternate methods for pattern recognition is also done. These results are listed in Table 3 . Our proposed architecture goes beyond the advantages of RAM-and software-based methods.
Rest of the paper is organized as follows: Section II discusses local binary patterns. Section III mentions the logic-based CAM. Section IV explains integration of LH-CAM and LBP. Section V has the implementation details and performance evaluation of the proposed system. Section VI contains conclusions and discussion about future work.
II. LOCAL BINARY PATTERNS (LBPs)
The LBP operator is an image operator, which transforms an image into an array or an image of integer labels describing small-scale appearance of the image [19] . The LBP works on a 3×3 block of pixels as shown in Fig. 2 . It assumes the gray scale value of that pixel. The gray scale value is then compared with 8 neighboring values of that pixel. If the gray scale value of the pixel is less than the neighbor pixels value then a binary 1 is obtained; otherwise, a binary value of 0 is assigned. The LBP value of a pixel is an 8 bit binary value. This proves that there must be 256 or less than 256 LBP values in a given texture. The LBP values are then used to construct a histogram, which depicts how frequently a value occurs. The histogram of all the pixels is then concatenated to create the complete LBP histogram of the texture.
In Fig In a pixel block of 3×3 size, ln corresponds to central pixel value, while lc corresponds to the 8-neighbor pixel values. The 8 lc values are compared to ln one by one.
Equation (2) shows that a '1' is obtained if the value of center pixel value is lesser than the neighboring pixel value and a '0' is obtained otherwise.
III. LOGIC-BASED CAM
Logic-based CAM is the latest trend in the FPGA based CAM design [13] - [15] , [20] . Logic-based CAM has numerous advantages over other FPGA CAM designs [14] , [15] . Because of the advantages that a logic-based CAM possess over the established designs, we have chosen a logic-based CAM for the proposed pattern recognition system. The logicbased CAM we chose for our system is called LH-CAM (Logic Based Higher Performance Binary CAM) [15] . Some of the advantages of LH-CAM over other CAM designs are as follows:
The throughput of an LH-CAM is higher because the registers are flexible [15] . Xilinx FPGAs do not have an on-board conventional BiCAM whereas the LH-CAM has been successfully implemented on FPGA [15] . LH-CAM writing is faster if multiple vectors are accessed in parallel provided enough I/Os are available on FPGA device, which is advantageous [15] . FPGA-based logic CAMs are easy to develop, integrate and much cheaper than conventional CAMs [15] .
A. LH-CAM ARCHITECTURE
LH-CAM or logic-based high performance binary CAM is a type of logical CAM that can be implemented on an FPGA device [15] . LH-CAM works on the concept of macthlines (ML). Where ML is a combination of storage cells, referred to as logic cells (LC).
Each LC has the capability to store one bit and a dedicated comparison circuitry because of its BiCAM functionality. The comparison circuitry is used to compare the stored bit to the input bit. LCs connected to the same ML are grouped into N-bit vector, where N is the number of bits present in that vector. An LH-CAM uses flip flops (FF) as a storage element to store pattern bits. One FF stores one bit. An LH-CAM ML is a combination of many such FFs. One ML stores one pattern. The number of ML in an LH-CAM shows the number of patterns it will store. The more the number of ML in an LH-CAM the deeper the LH-CAM will be.
When a match occurs all the LCs must output a logic '1'. When all the LCs output a logic '1' the content associated with that ML is taken to the output by the encoder. If one of the LCs outputs a logic '0', it specifies that a mismatch has occurred. The occurrence of a mismatch causes the whole ML to become a logic '0'. Fig. 5 shows the high level architecture of the modified LH-CAM with each of its LC, ML and encoder visible in the diagram. 
IV. INTEGRATING LH-CAM AND LOCAL BINARY PATTERNS
The operation of the CAM to output address is subject to the provision of data, however in this case we do not have any address that is associated with the stored pattern. Since the stored pattern is an LBP pattern, the associated content is a frequency of occurrence of that pattern and not an address. To enable LH-CAM to perform the pattern recognition task, a slight modification is made to the design. Every ML in the LH-CAM is associated with an LBP frequency (Fn) instead of an address. The LBP frequency content of the ML is stored in a separate logic cell. When a match occurs, the LBP frequency stored in the logic cell associated with the ML is obtained at the output. Fig. 6 shows the modified VOLUME 6, 2018 LH-CAM matchline. The LBP frequency is stored in a separate logic cell.
A. MAPPING OPERATION
The LBP values of an image are calculated using MATLAB. For this purpose, the built-in MATLAB function 'ExtractLBPfeatures' is used. Fig. 7 shows the complete process of LBP extraction and then their mapping to LH-CAM. Algorithm 1 shows the steps that are required to map LBP patterns to LH-CAM vectors. The LBP frequencies of the pattern to be stored are first assigned to the specific LH-CAM vectors. The LBP frequencies of any pattern define its uniqueness.
To store LBP frequencies in their specific ML is pretty straightforward. Each pattern is mapped to its corresponding ML. During mapping, LBP0 is mapped to V0, LBP1 is mapped to V1 and LBP255 is mapped to V255. Each frequency is stored in the logic cell associated with the ML that contains the specific LBP pattern. The LBP frequencies of the pattern that is to be tested against the stored pattern is obtained by using the same method as discussed in mapping operation. After the LBP patterns are obtained, the first search pattern LBP_search and its associated frequency LBP_frequency is applied to the system. The availability of LBP_search is checked in the memory. If the pattern is present in the memory, its associated frequency(Fn) is taken at the output; otherwise, a NO MATCH label is taken to the output.
If a match is found and an Fn of the pattern is obtained at the output, the Fn is then compared with the LBP_frequency of the input pattern. This task is performed by the comparator block in Fig. 8 . If a match occurs in the comparator block, the pattern is deemed as recognized, otherwise a NO MATCH label is obtained at the output. Fig. 8 shows the block diagram of the complete pattern recognition system. Associated LBP frequency Fn is sent to output 6: if Fn matches LBP_frequency then 7: Pattern is recognized 8: else 9: Pattern is not recognized 10: end if 11: else 12: Mismatch occurs and NO MATCH is sent to output 13: end if Algorithm 2 shows the steps taken by the system to complete one search operation. There are two inputs to the system. One is an 8 bit LBP pattern (LBP_search) and the other one is the frequency associated with that pattern, referred to as LBP_frequency here, and only one output specifying whether a pattern is recognized or not. The LBP_search is simultaneously compared with all 256 memory locations of the LH-CAM. There is only one possible match. After a successful match occurs, the frequency associated (Fn) with that matchline is obtained. The LBP_frequency is then compared with the Fn. A match in this case completes the recognition process and the pattern is recognized. The time latency of this system is three clock cycles.
V. FPGA IMPLEMENTATION RESULTS AND PERFORMANCE EVALUATION
The proposed system was implemented on Xilinx Virtex−7 FPGA with a speed grade −2. Xilinx ISE Suite 14.5 was used as the software tool to implement the proposed system's design. Verilog HDL was used as the programming language to develop the proposed system. Table 1 shows the FPGA resources used for one pattern by the proposed system. The slice registers (SRs) used by the proposed system for one pattern are 513, while the LUTs used by the proposed system for one pattern are 899. It is clear from Table 1 that one pattern uses resources as low as 1% of the total available FPGA resources. The proposed system was tested on a total of 6 patterns of different types and sizes. The number of LBP patterns varies from pattern to pattern. The number of LBP patterns can never exceed 256 and hence the match time of patterns with all 256 LBPs is always the same. The match time is reduced for patterns with LBPs less than 256, as seen in Fig. 10 . It is also observed that the number of bits present in an image has no direct relationship to the number of LBPs present in that image because the number of LBP patterns present in an image depends only on gray scale variations. Hence, the match time for an image does not depend on the number of bits but on the number of LBP patterns. Observation of Fig. 9 and Fig. 10 shows that the match time has no relationship with the dimensions of the pattern. Fig. 9 demonstrates two quantities varying with the pattern dimensions. One is the number of LBP patterns and the other one is the match time. It is clearly seen that the match time does not increase or decrease with pattern dimensions but it is directly proportional to LBP patterns. This means that the dimensions of a pattern does not specify whether match time of a pattern would be more or less. The match time is only specified by the number of LBP patterns. Fig. 10 shows that as the number of LBP patterns increases in an image, the match time also increases with it. The more the LBP patterns in an image, the greater the match time and vice versa as shown in Table 2 . 
A. PERFORMANCE EVALUATION
The choice of LBP in our proposed system has given it a unique quality of being equally efficient for patterns of any size and type. LBP, when compared with other feature extracting image classifier such as Histogram of oriented gradients (HOG) and Scale-invariant feature transform (SIFT), proves advantageous. HOG even though a useful image classifier, has exceeding histogram dimensions. For a pattern of size 64 × 128 the HOG histogram has 3780 dimensions. To accommodate a HOG histogram of 3780 dimensions, we need a CAM of 3780 memory locations deep.
Moreover, the dimensions of HOG are not fixed, with an increasing size in pattern the dimensions of HOG histogram increases. HOG for this reason is not a good choice of feature extractor for our proposed system. SIFT on the other hand, is a local feature descriptor. Since the mechanism of our proposed system is suited only for global feature descriptor, it would not be a wise choice to use a local feature descriptor in it. LBP is a global feature descriptor. A comparison is made with certain pattern recognition systems based on LBP using different approaches. In Table 3 , [5] uses a software based approach for LBP using Euclidean distance method to find the similarity between two faces. Reference [2] is also an LBP based system. It is implemented on an FPGA device and uses RAM for comparisons. Reference [13] makes use of FPGA CAM but does not use LBP.
Reference [21] is an image recognition system that is implemented on FPGA based CAM. It does not make use of LBP but instead uses a combination of logic circuits, i.e. shift register, AND gate and a Finite State Automation (FSA) controller that monitors the whole system. Reference [21] is designed for an image size of 32×32 only, whereas our proposed system works equally fine for an image of any dimension. This is the reason that the size of CAM and the logical resources used by [21] increases as the dimensions of image increases. Moreover, our proposed system performs better in terms of matching speeds as well. It could be observed in Table 3 that our proposed system by combining LBP and LH-CAM outperforms all other pattern recognition techniques in terms of speed.
A thorough comparison in terms of speed and resources usage is made with [13] , a state of the art pattern recognition system. Reference [13] is chosen for comparison with the proposed system because it achieves one of the faster pattern matching speeds among the existing pattern recognition systems. Reference [13] and our proposed system both work on binary data. Moreover, the proposed system and [13] are both implemented over the same FPGA device with the same speed grade.
Our proposed system has a match time of 1.05µs, which is 37.12% less than [13] . Our proposed system is not only faster but also uses minimum logical resources as compared to [13] as shown in Table 4 . The proposed system has a speed of 243.5 MHz, which is 1.96% faster than [13] .
Different performance parameters for the proposed system are: Speed of the proposed system is 243.5 MHz, latency is 3 clock cycles, and the power consumed by the proposed system at 100 MHz clock speed is 6 mW. Key benefits of the proposed system are summarized as below:
• The proposed system requires very little preprocessing as LBP operator can be applied to any type of image.
• The proposed system works just the same for any type and size of two-dimensional image.
• The proposed system requires memory of only 256 locations deep.
VI. CONCLUSIONS AND FUTURE WORK
A fast pattern recognition system is proposed that uses an integrated approach of CAM and LBP. The proposed system uses LBP frequencies instead of redundant pixel data and is deployed over an FPGA logic-based CAM. The proposed system outperforms other pattern recognition systems in terms of speed. Our system is capable of working equally on patterns of any size and type, which makes it flexible and versatile. Furthermore, the proposed system requires 256 CAM locations for one stored pattern, which makes it a general purpose pattern recognition system. Future work includes extension and modification of this architecture for approximate pattern matching.
